# University of Mumbai <br> Examination 2020 under cluster 9 (FAMT) 

Program: BE Electronics and Telecommunication Engineering<br>Curriculum Scheme: Revised 2016<br>Examination: Second Year Semester III<br>Course Code: ECC303 and Course Name: DIGITAL SYSTEM DESIGN

Time: 1 hour
Max. Marks: 50

Note to the students:- All the Questions are compulsory and carry equal marks .

| Q1. | On subtracting (01010)2 from (11110)2 using 1's complement, we get |
| :---: | :---: |
| Option A: | 01001 |
| Option B: | 11010 |
| Option C: | 10101 |
| Option D: | 10100 |
| Q2. | The expression for Absorption law is given by |
| Option A: | $A+A B=A$ |
| Option B: | $A+A B=B$ |
| Option C: | $A B+A A^{\prime}=A$ |
| Option D: | $A+B=B+A$ |
| Q3. | The number of full and half adders are required to add 16-bit number is |
| Option A: | 8 half adders, 8 full adders |
| Option B: | 1 half adders, 15 full adders |
| Option C: | 16 half adders, 0 full adders |
| Option D: | 4 half adders, 12 full adders |
| Q4. | The following switching functions are to be implemented using a decoder: $\mathrm{f} 1=\sum \mathrm{m}(1,2,4,8,10,14) \mathrm{f} 2=\sum \mathrm{m}(2,5,9,11) \mathrm{f} 3=\sum \mathrm{m}(2,4,5,6,7)$ The minimum configuration of decoder will be |
| Option A: | 2 to 4 line |
| Option B: | 3 to 8 line |
| Option C: | 4 to 16 line |
| Option D: | 5 to 32line |
| Q5. | Which of the following logic families has the highest maximum clock frequency? |
| Option A: | S-TTL |
| Option B: | AS-TTL |
| Option C: | HS-TTL |

## University of Mumbai <br> Examination 2020 under cluster 9 (FAMT)

| Option D: | HCMOS |
| :---: | :---: |
| Q6. | In a sequential circuit, the output at any time depends only on the input values at that time. |
| Option A: | Past output values |
| Option B: | Intermediate values |
| Option C: | Both past output and present input |
| Option D: | Present input values |
| Q7. | On addition of -33 and -40 using 2's complement, we get |
| Option A: | 1001110 |
| Option B: | -110101 |
| Option C: | 0110001 |
| Option D: | -1001001 |
| Q8. | DeMorgan's theorem states that |
| Option A: | (AB)' $=\mathrm{A}^{\prime}+\mathrm{B}^{\prime}$ |
| Option B: | $(\mathrm{A}+\mathrm{B})^{\prime}=\mathrm{A}^{\prime}{ }^{\text {* }} \mathrm{B}$ |
| Option C: | $A^{\prime}+B^{\prime}=A^{\prime} B^{\prime}$ |
| Option D: | $(\mathrm{AB})^{\prime}=\mathrm{A}^{\prime}+\mathrm{B}$ |
| Q9. | The code where all successive numbers differ from their preceding number by single bit is $\qquad$ |
| Option A: | Alphanumeric Code |
| Option B: | BCD |
| Option C: | Excess 3 |
| Option D: | Gray |
| Q10. | How many NAND circuits are contained in a 7400 NAND IC? |
| Option A: | 2 |
| Option B: | 4 |
| Option C: | 8 |
| Option D: | 16 |
| Q11. | According to the IC fabrication process logic families can be divided into two broad categories as: |
| Option A: | RTL and TTL |
| Option B: | HTL and MOS |
| Option C: | ECL and DTL |
| Option D: | Bipolar and MOS |
| Q12. | Which statement below best describes a Karnaugh map? |
| Option A: | It is simply a rearranged truth table |
| Option B: | The Karnaugh map eliminates the need for using NAND and NOR gates |
| Option C: | Variable complements can be eliminated by using Karnaugh maps |
| Option D: | A Karnaugh map can be used to replace Boolean rules |

## University of Mumbai <br> Examination 2020 under cluster 9 (FAMT)

|  |  |
| :--- | :--- |
| Q13. | Binary coded decimal is a combination of |
| Option A: | Two binary digits |
| Option B: | Three binary digits |
| Option C: | Four binary digits |
| Option D: | Five binary digits |
|  |  |
| Q14. | A modulus-10 counter must have |
| Option A: | 10 flip-flops |
| Option B: | 4 flip-flops |
| Option C: | 8 flip-flops |
| Option D: | 2 flip-flops |
|  |  |
| Q15. | What distinguishes the look-ahead-carry adder? |
| Option A: | It is slower than the ripple-carry adder |
| Option B: | It is easier to implement logically than a full adder |
| Option C: | It is faster than a ripple-carry adder |
| Option D: | It requires advance knowledge of the final answer |
|  |  |
| Q16. | In a multiplexer, the selection of a particular input line is controlled by <br> Option A: <br> Data controller <br> Option B: <br> Selected lines <br> Option C: <br> Option D: <br>  Bogic gates data controller and selected lines |
| Q17. |  |
| Option A: | Qhen a high is applied to the Set line of an SR latch, then |
| Option B: | Q' output goes high |
| Option C: | Q output goes high |
| Option D: | Both Q and Q' go high |
|  |  |
| Q18. | Which of the following is the basic building block of a design? |
| Option A: | Architecture |
| Option B: | Entity |
| Option C: | Process |
| Option D: | Package |
|  |  |
| Q19. | CMOS refers to |
| Option A: | Continuous Metal Oxide Semiconductor |
| Option B: | Complementary Metal Oxide Semiconductor |
| Option C: | Centred Metal Oxide Semiconductor |
|  | Concrete Metal Oxide Semiconductor |

## University of Mumbai <br> Examination 2020 under cluster 9 (FAMT)

|  | The nibble 0111 is waiting to be entered on the serial data-input line. After <br> two clock pulses, the shift register is storing <br> Option A: <br> 1110 <br> Option B: <br> 0111 <br> Option C: <br> 1000 <br> Option D: 1001 |
| :--- | :--- |
| Q21. | There are |
| Option A: | 4 |
| Option B: | 8 |
| Option C: | 16 |
| Option D: | 32 |
|  |  |
| Q22. | In 1-to-4 demultiplexer, how many select lines are required? |
| Option A: | 2 |
| Option B: | 3 |
| Option C: | 4 |
| Option D: | 5 |
|  | Q K-map. |
| Q23. | Propagation delay is defined as |
| Option A: | the time taken for the output of a gate to change after the inputs have <br> changed |
| Option B: | the time taken for the input of a gate to change after the outputs have <br> changed |
| Option C: | the time taken for the input of a gate to change after the intermediates have <br> changed |
| Option D: | the time taken for the output of a gate to change after the intermediates have <br> changed |
|  |  |
| Q24. | How many inputs will a decimal-to-BCD encoder have? |
| Option A: | 4 |
| Option B: | 8 |
| Option C: | 10 |
| Option D: | 16 |
| Q25. | In VHDL, Bus is a type of |
| Option A: | Signal |
| Option B: | Constant |
| Option C: | Variable |
| Option D: | Driver |
|  |  |

